#3

## INFORMATION DISCLOSURE CITATION IN AN APPLICATION

(Use several sheets if necessary)

Docket Number (Optional) M4065: 01		
poces tramper (Ohmiri)	/- <b>\</b>	ء شن
****** N1		
MANE VI		
117000.		
A Common of the		

plication Number 04 / 1

Applicant(s)

Filing Date

Wendell P. Noble, Jr., et al.

Concurrently Herewith

Group Art Unit

ilaUma N/A

## U.S. PATENT DOCUMENTS

*EXAMINER INITIAL	REF	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	PIGNESASE OF
KR		5,173,754	12/1992	M. Manning			
		5,214,295	05/1993	M. Manning			
		5,286,663	02/1994	M. Manning			
		5,486,717	01/1996	Kokubo et al.			
		5,497,011	03/1996	T. Terashima			
		5,535,156	07/1996	Levy et al.			
		5,581,104	12/1996	Lowrey et al.			
		5,594,683	01/1997	Chen et al.			
		5,624,863	04/1997	Helm et al.			
		5,650.350	07/1997	Dennison et al.			
KR		5,705,843	01/1998	M. C. Roberts			
<del></del>		<u> </u>					

## FOREIGN PATENT DOCUMENTS

6								
				CLASS	SUBCLASS	Trans	Translation	
,	REP	DOCUMENT NUMBER	DATE	COUNTRY	· CLASS	SUBCLASS	YES	МО
i				·				
			•					
	j	·						
					·			ŀ
		,						
	1					<u> </u>		<u></u>
		•					1	1
			1		l .	]	t	l

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

KR

R. C. Fang, LATCHUP MODEL FOR THE PARASITIC P-N-P-N PATH IN BULK CMOS, IEEE Transactions on Electron Devices, Vol. Ed. 31, No. 1, January 1984,

KR

R. R. Troutman et al, TRANSIENT ANALYSIS OF LATCHUP IN BULK CMOS, IEEE Transactions on Electron Devices, Vol. Ed. 30, No. 2, February 1993

EXAMINER

Not Yet Assigned

DATE CONSIDERED

2 26 03

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

## INFORMATION DISCLOSURE CITATION IN AN APPLICATION

(Use several sheets (f necessary)

	_	_			
Docket	Num	ber (	Op	tions	Ŋ

Application Number

Not Yet Assigned 09/750///

M4065	.nıά	/p019	
Application	7	,	

Wendell P Noble, Jr. et al.

Ming Date Concurrently Herewith

Group Art Unit

716	PATE	תחדע	стпи	
-		11 00		LEG 1 I G

				U.S. PATENT DOCUMENTS				
EXAMINER INITIAL	REP	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING (	
KR		5,710,741	01/1998	L. McLaury				
				·				
· ·								
		•					,	
					·			
:								
				•				
FOREIGN PATENT DOCUMENTS								
	REF	DOCUMENT NUMBER	DATE	COUNTRY	, cives	SUBCLASS	Treas	ation NO
					<del>                                     </del>		YES	N
			+					

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

D. L. Hetherington ET AL, AN INTEGRATED GaAs N-P-N-P THYRISTOR/JFET MEMORY CELL EXHIBITING NONDESTRUCTIVE READ, IEEE Electron Device Letters, Vol. 13, No. 9, September 1992

> S. V. Vandebroek et al, HIGH-GAIN LATERAL BIPOLAR ACTION IN A MOSFET STRUCTURE, IEEE Transactions on Electron Devices, Vol. 38, No. 11, November 1991

EXAMINER

Not Yet Assigned

DATE CONSIDERED

126

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

					Docter Number		Application Nu	nber	
<b>.</b>					M4065.019/P019		Not Yet	Assigne	<u>.a</u>
INFORMATION DISCLOSURE CITATION IN AN APPLICATION			Applicant(a)		091	1501	77		
			Wendell P. Noble, Jr., et al			1241	<del>'</del>		
					Fling Date	·	Group Art Unit		
					Concurrently Herewith		Not Assi	gned	
				U.S. PA	TENT DOCUMENTS				
•EXAMINER INITIAL	REF	DOCUMENT NO.	DATE		NAME		SUBCLASS	FILING IF APPRO	
	No C	citations to Ur	ited States P	atent Doc	uments				
<del></del>				FOREIGN	PATENT DOCUMENTS				
	REF	DOCUMENT	DATE		NAME	CLASS	SUBCLASS	Transla YES	NO
				Dogumen		<del></del>	<u> </u>	160	
	NOC	citations to Fo	reign Patent	Documen	<u>s</u>				
	<u> </u>		2 2000111	N 77700 - 47 - 1	I A d Tid Day Posinger Page	Esa \	<u> </u>		<del> </del>
170					uding Author, Title, Date, Pertinent Pages		I A CM	20	
KK					LING OF LATERAL BIPOLAR DEV	ICES II	N A CMI	<i>J</i> S,	
		IEEE BCTM					<del></del>		
	J.J. Ebers, FOUR-TERMINAL P-N-P-N TRANSISTORS, Proceedings of IRE, Nov. 1952, p.1361-4								
	I.T. HO et al, SINGLE THYRISTOR STATIC MEMORY AND ITS FABRICATION, Vol. 23, No.3, 1980								
		B.L. Gregory et al, LATCHUP IN CMOS INTEGRATED CIRCUITS, Sandia Laboratories, p.12-18							
	S. M. Sze, PHYSICS OF SEMICONDUCTOR DEVICES, Second Edition, A Wiley Interscience Pub.								
	S.D. Malaviya, SINGLE-DEVICE DC STABLE MEMORY CELL, IBM Technical Disclosure Bulletin,								
VV	<del>                                     </del>	Vol. 20, No.	<u> </u>						

۱ م	<b>^</b>		
EXAMINER	2.44	DATE CONSIDERED	01 1.0
Not Yet Assigned	NOGE /	$\alpha$	QQ 103
EXAMINER: Initial if citation considered	, whether or not citation is in conform	nance with MPEP Section 609; D	raw line through citation if not in conformance and
not considered. Include copy of this form	with next communication to applican	t	